projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 13b901b) | patch
kernel/mem: Recognize some deprecated memory port configs.
authorMarcelina Kościelnicka <mwk@0x04.net>
Mon, 31 May 2021 23:48:35 +0000 (01:48 +0200)
committerMarcelina Kościelnicka <mwk@0x04.net>
Tue, 1 Jun 2021 01:18:02 +0000 (03:18 +0200)
commit6d5d8457883e5de8df58997d95373d3433b781bf
tree39c7b75417a8266281ac90335f919f15ff63b26dtree
parent13b901bf1c5ac7d25ea061fc129d944ea0317150commit | diff
kernel/mem: Recognize some deprecated memory port configs.

Transparency is meaningless for asynchronous ports, so we assume
transparent == false to simplify the code in this case.  Likewise,
enable is meaningless, and we assume it is const-1.  However,
turns out that nMigen emits the former, and Verilog frontend emits
the latter, so squash these issues when ingesting a $memrd cell.

Fixes #2811.
kernel/mem.cc diff | blob | history