projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9d4e6cf) | patch
argh missed a VHDL "&" translating to Cat
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 5 Sep 2020 19:44:49 +0000 (20:44 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 5 Sep 2020 19:44:49 +0000 (20:44 +0100)
commite04a3fe50d05f58219c26ea5a4d86e5729066835
tree9b10eb06380e05589c2bdb9e3daa91c946c13440tree
parent9d4e6cfeaf200bd4870989242ae9f6bede65b710commit | diff
argh missed a VHDL "&" translating to Cat
src/soc/interrupts/xics.py diff | blob | history