projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
61b4a4a
)
cleanup test_dcbz_pi.py
author
Tobias Platen
<tplaten@posteo.de>
Mon, 13 Dec 2021 13:17:45 +0000
(14:17 +0100)
committer
Tobias Platen
<tplaten@posteo.de>
Mon, 13 Dec 2021 13:17:45 +0000
(14:17 +0100)
src/soc/experiment/test/test_dcbz_pi.py
patch
|
blob
|
history
diff --git
a/src/soc/experiment/test/test_dcbz_pi.py
b/src/soc/experiment/test/test_dcbz_pi.py
index 84ccc7294e28d796a56422437a79ca1936af6135..f4717fda6dcbb2b6880759ab4b1dac100ef44602 100644
(file)
--- a/
src/soc/experiment/test/test_dcbz_pi.py
+++ b/
src/soc/experiment/test/test_dcbz_pi.py
@@
-22,8
+22,7
@@
from soc.experiment.test import pagetables
from nmigen.compat.sim import run_simulation
from openpower.test.wb_get import wb_get
from openpower.test import wb_get as wbget
from nmigen.compat.sim import run_simulation
from openpower.test.wb_get import wb_get
from openpower.test import wb_get as wbget
-
-
+from openpower.decoder.power_enums import MSRSpec
wbget.stop = False
wbget.stop = False
@@
-72,20
+71,22
@@
def _test_dcbz_addr_100e0(dut, mem):
addr = 0x100e0
data = 0xf553b658ba7e1f51
addr = 0x100e0
data = 0xf553b658ba7e1f51
- yield from pi_st(pi, addr, data, 8, msr_pr=0)
+ msr = MSRSpec(pr=1, dr=0, sf=1) # 64 bit by default
+
+ yield from pi_st(pi, addr, data, 8, msr)
yield
yield
- ld_data, _, _ = yield from pi_ld(pi, addr, 8, msr
_pr=0
)
+ ld_data, _, _ = yield from pi_ld(pi, addr, 8, msr)
assert ld_data == 0xf553b658ba7e1f51
assert ld_data == 0xf553b658ba7e1f51
- ld_data, _, _ = yield from pi_ld(pi, addr, 8, msr
_pr=0
)
+ ld_data, _, _ = yield from pi_ld(pi, addr, 8, msr)
assert ld_data == 0xf553b658ba7e1f51
print("do_dcbz ===============")
assert ld_data == 0xf553b658ba7e1f51
print("do_dcbz ===============")
- yield from pi_st(pi, addr, data, 8, msr
_pr=0
, is_dcbz=1)
+ yield from pi_st(pi, addr, data, 8, msr, is_dcbz=1)
print("done_dcbz ===============")
yield
print("done_dcbz ===============")
yield
- ld_data, _, _ = yield from pi_ld(pi, addr, 8, msr
_pr=0
)
+ ld_data, _, _ = yield from pi_ld(pi, addr, 8, msr)
print("ld_data after dcbz")
print(ld_data)
assert ld_data == 0
print("ld_data after dcbz")
print(ld_data)
assert ld_data == 0