projects
/
ls2.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
b5a5ed6
)
fixed KeyError for rcs_arctic_tern_bmc_card
author
Tobias Platen
<tplaten@posteo.de>
Wed, 6 Jul 2022 19:00:51 +0000
(21:00 +0200)
committer
Tobias Platen
<tplaten@posteo.de>
Wed, 6 Jul 2022 19:00:51 +0000
(21:00 +0200)
src/ls2.py
patch
|
blob
|
history
diff --git
a/src/ls2.py
b/src/ls2.py
index 0e72d473740a531f529bfc4e4313fda446f79ff5..619637b3a8160b7b8db9a44f52ba213be2bdb82e 100644
(file)
--- a/
src/ls2.py
+++ b/
src/ls2.py
@@
-824,6
+824,7
@@
def build_platform(fpga, firmware):
'orangecrab': OrangeCrabR0_2_85k_Platform,
'arty_a7': ArtyA7_100Platform,
'isim': IcarusVersaPlatform,
'orangecrab': OrangeCrabR0_2_85k_Platform,
'arty_a7': ArtyA7_100Platform,
'isim': IcarusVersaPlatform,
+ 'rcs_arctic_tern_bmc_card':None, #TODO
'sim': None,
}[fpga]
toolchain = {'arty_a7': "yosys_nextpnr",
'sim': None,
}[fpga]
toolchain = {'arty_a7': "yosys_nextpnr",
@@
-832,6
+833,7
@@
def build_platform(fpga, firmware):
'orangecrab': 'Trellis',
'isim': 'Trellis',
'ulx3s': 'Trellis',
'orangecrab': 'Trellis',
'isim': 'Trellis',
'ulx3s': 'Trellis',
+ 'rcs_arctic_tern_bmc_card': 'Trellis',
'sim': None,
}.get(fpga, None)
dram_cls = {'arty_a7': None,
'sim': None,
}.get(fpga, None)
dram_cls = {'arty_a7': None,
@@
-840,6
+842,7
@@
def build_platform(fpga, firmware):
'orangecrab': MT41K64M16,
#'versa_ecp5': MT41K256M16,
'ulx3s': None,
'orangecrab': MT41K64M16,
#'versa_ecp5': MT41K256M16,
'ulx3s': None,
+ 'rcs_arctic_tern_bmc_card': None, # TODO
'sim': MT41K256M16,
'isim': MT41K64M16,
}.get(fpga, None)
'sim': MT41K256M16,
'isim': MT41K64M16,
}.get(fpga, None)