projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
97ae1ee
)
(no commit message)
author
lkcl
<lkcl@web>
Tue, 28 Jun 2022 18:13:32 +0000
(19:13 +0100)
committer
IkiWiki
<ikiwiki.info>
Tue, 28 Jun 2022 18:13:32 +0000
(19:13 +0100)
openpower/sv/bitmanip.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/bitmanip.mdwn
b/openpower/sv/bitmanip.mdwn
index cb7a21fafe283e5f2d5bbbba7c74098025e407bc..88ef46df87f76c7adeacfa2f7ffa7a2fc071cd11 100644
(file)
--- a/
openpower/sv/bitmanip.mdwn
+++ b/
openpower/sv/bitmanip.mdwn
@@
-466,7
+466,10
@@
uint64_t grevlutr(uint64_t RA, uint64_t RB, bool iv, bool is32b)
| -- | -- | --- | --- | ----- | -----|--| ------ | ----- |
| NN | RT | RA | s0-4 | im0-7 | 1 iv |s5| grevlogi | |
| NN | RT | RA | RB | im0-7 | 01 |0 | grevlog | |
| -- | -- | --- | --- | ----- | -----|--| ------ | ----- |
| NN | RT | RA | s0-4 | im0-7 | 1 iv |s5| grevlogi | |
| NN | RT | RA | RB | im0-7 | 01 |0 | grevlog | |
-| NN | RT | RA | RB | im0-7 | 01 |1 | grevlogw | |
+
+An equivalent to `grevlogw` may be synthesised by setting the
+appropriate bits in RB to set the top half of RT to zero.
+Thus an explicit grevlogw instruction is not necessary.
# xperm
# xperm