projects / soc.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 318d741)
update opcode map for OP_ATTN
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 7 Jul 2020 14:50:30 +0000 (15:50 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 7 Jul 2020 14:50:30 +0000 (15:50 +0100)
libreriscv patch | blob | history
src/soc/simple/test/test_issuer.py patch | blob | history

diff --git a/libreriscv b/libreriscv
index 1bfe6d5bd723b78bd694a1f0955f1982f453196d..09d89525805d989982838a01193ab0bdc54fb662 160000 (submodule)
--- a/libreriscv
+++ b/libreriscv
@@ -1 +1 @@
-Subproject commit 1bfe6d5bd723b78bd694a1f0955f1982f453196d
+Subproject commit 09d89525805d989982838a01193ab0bdc54fb662
diff --git a/src/soc/simple/test/test_issuer.py b/src/soc/simple/test/test_issuer.py
index fd068a65d6dcdcfbd5b9d4add84c16cbcb2ebf7f..8b80613b61cef699c49bea3d084d71f8e21cc4d9 100644 (file)
--- a/src/soc/simple/test/test_issuer.py
+++ b/src/soc/simple/test/test_issuer.py
@@ -172,7 +172,7 @@ if __name__ == "__main__":
     #suite.addTest(TestRunner(CRTestCase.test_data))
     #suite.addTest(TestRunner(ShiftRotTestCase.test_data))
     #suite.addTest(TestRunner(LogicalTestCase.test_data))
-    suite.addTest(TestRunner(ALUTestCase.test_data))
+    #suite.addTest(TestRunner(ALUTestCase.test_data))
     #suite.addTest(TestRunner(BranchTestCase.test_data))
     #suite.addTest(TestRunner(SPRTestCase.test_data))