(no commit message)

diff --git a/openpower/sv/svp64.mdwn b/openpower/sv/svp64.mdwn
index 528f3a9da9311831f1ef92062403adbc52e35983..ff6a541e3c8643003bc102045c2c79ba18e2be40 100644 (file)
--- a/openpower/sv/svp64.mdwn
+++ b/openpower/sv/svp64.mdwn
@@ -501,3 +501,7 @@ but select different *bits* of the same CRs
 
 `offs` is defined as CR32 (4x8) so as to mesh cleanly with Vectorised Rc=1 operations (see below).  Rc=1 operations start from CR8 (TBD).
 
+# Appendix
+
+Now at its own page: [[svp64/appendix]]
+