projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (from parent 1: e9c187b)
(no commit message)
authorcolepoirier@1ec9c8c87c85f09e4718cd80e0605065e33975f0 <colepoirier@1ec9c8c87c85f09e4718cd80e0605065e33975f0@web>
Mon, 16 Nov 2020 18:14:08 +0000 (18:14 +0000)
committerIkiWiki <ikiwiki.info>
Mon, 16 Nov 2020 18:14:08 +0000 (18:14 +0000)
HDL_workflow/ECP5_FPGA.mdwn patch | blob | history

diff --git a/HDL_workflow/ECP5_FPGA.mdwn b/HDL_workflow/ECP5_FPGA.mdwn
index 541dc928b0447983fe3dbc79ac9285cd24ff1636..d3b1cbeca27771d95aa86c0f0668e6ed04c2e5eb 100644 (file)
--- a/HDL_workflow/ECP5_FPGA.mdwn
+++ b/HDL_workflow/ECP5_FPGA.mdwn
@@ -12,7 +12,7 @@ See <https://bugs.libre-soc.org/show_bug.cgi?id=517#c0>
 
 TODO checklist based on above
 
-| Done?   | FPGA IO PAD |
+| Done?   | Checklist Step |
 |---------|-------------|
 |         | For god's sake do not get this wrong |
 |         | ***DO NOT*** drive an input as an output or vice-versa |
http://libre-riscv.org ikiwiki