bug #672: more code-comments
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 29 Nov 2023 19:43:26 +0000 (19:43 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 22 Dec 2023 19:26:22 +0000 (19:26 +0000)
src/openpower/decoder/isa/test_caller_svp64_pospopcount.py

index efc31ef50444ab5beabde817c134b5dc26021fae..5aebce3b24e767be5f71669608ea1e42e8dade7a 100644 (file)
@@ -49,8 +49,8 @@ class PosPopCountTestCase(FHDLTestCase):
                 "setvl 0,0,8,0,1,1",        # set MVL=VL=8
                 "sv.popcntd/sw=8 *24,*8",   # do the (now transposed) popcount
                 "sv.add *16,*16,*24",       # and accumulate in results
-                # branch back if still CTR
-                "sv.bc/all 16, *0, -0x28", # CTR mode, reduce VL by CTR
+                # branch back if CTR still non-zero. works even though VL=8
+                "sv.bc/all 16, *0, -0x28", # reduce CTR by VL and stop if -ve
             ]
         )
         lst = list(lst)