projects / soc.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: f552eb5)
use longer memtest in litex sim
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 17 Aug 2020 09:59:04 +0000 (10:59 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 17 Aug 2020 09:59:04 +0000 (10:59 +0100)
src/soc/litex/florent/sim.py patch | blob | history

diff --git a/src/soc/litex/florent/sim.py b/src/soc/litex/florent/sim.py
index 64236bc53906a9bb5cc4f53b9c82ad749b1658c0..a3545ec70e9343c19e4c8e63aeba30db9e90975f 100755 (executable)
--- a/src/soc/litex/florent/sim.py
+++ b/src/soc/litex/florent/sim.py
@@ -78,9 +78,9 @@ class LibreSoCSim(SoCSDRAM):
                             sdram_module.geom_settings,
                             sdram_module.timing_settings)
             # FIXME: skip memtest to avoid corrupting memory
-            self.add_constant("MEMTEST_BUS_SIZE",  64//16)
-            self.add_constant("MEMTEST_DATA_SIZE", 64//16)
-            self.add_constant("MEMTEST_ADDR_SIZE", 64//16)
+            #self.add_constant("MEMTEST_BUS_SIZE",  64//16)
+            #self.add_constant("MEMTEST_DATA_SIZE", 64//16)
+            #self.add_constant("MEMTEST_ADDR_SIZE", 64//16)
             self.add_constant("MEMTEST_BUS_DEBUG", 1)