projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: c3dd4f4)
remove redundant page
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 4 Feb 2021 16:28:49 +0000 (16:28 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 4 Feb 2021 16:28:49 +0000 (16:28 +0000)
180nm_Oct2020/shakti/m_class/UART.mdwn [deleted file] patch | blob | history

diff --git a/180nm_Oct2020/shakti/m_class/UART.mdwn b/180nm_Oct2020/shakti/m_class/UART.mdwn
deleted file mode 100644 (file)
index 8104e21..0000000
--- a/180nm_Oct2020/shakti/m_class/UART.mdwn
+++ /dev/null
@@ -1,7 +0,0 @@
-# UART 16550
-
-Several pages on opencores, including:
-
-* <https://opencores.org/projects/uart16550> which has wishbone
-* <https://github.com/freecores/uart16550> freecores version (basically same as above)
-
http://libre-riscv.org ikiwiki