[libre-riscv-dev] [Bug 276] SR NAND Latch needed in nmigen
authorbugzilla-daemon <bugzilla-daemon@libre-riscv.org>
Fri, 3 Apr 2020 14:02:21 +0000 (14:02 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Fri, 3 Apr 2020 14:02:23 +0000 (15:02 +0100)
31/f53f90974b935ebae93ec0ede99841772aae09 [new file with mode: 0644]

diff --git a/31/f53f90974b935ebae93ec0ede99841772aae09 b/31/f53f90974b935ebae93ec0ede99841772aae09
new file mode 100644 (file)
index 0000000..8fa07ba
--- /dev/null
@@ -0,0 +1,68 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Fri, 03 Apr 2020 15:02:24 +0100
+Received: from localhost ([::1] helo=libre-riscv.org)
+       by libre-riscv.org with esmtp (Exim 4.89)
+       (envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+       id 1jKMtr-0003N4-SX; Fri, 03 Apr 2020 15:02:23 +0100
+Received: from localhost ([127.0.0.1] helo=bugs.libre-riscv.org)
+ by libre-riscv.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-riscv.org>) id 1jKMtp-0003Mw-BK
+ for libre-riscv-dev@lists.libre-riscv.org; Fri, 03 Apr 2020 15:02:21 +0100
+From: bugzilla-daemon@libre-riscv.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Fri, 03 Apr 2020 14:02:21 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: changed
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Source Code
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: whitequark@whitequark.org
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: ---
+X-Bugzilla-Assigned-To: lkcl@lkcl.net
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: 
+Message-ID: <bug-276-13-Dy7CtUWZT3@http.bugs.libre-riscv.org/>
+In-Reply-To: <bug-276-13@http.bugs.libre-riscv.org/>
+References: <bug-276-13@http.bugs.libre-riscv.org/>
+X-Bugzilla-URL: http://bugs.libre-riscv.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 276] SR NAND Latch needed in nmigen
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cDovL2J1Z3MubGlicmUtcmlzY3Yub3JnL3Nob3dfYnVnLmNnaT9pZD0yNzYKCi0tLSBDb21t
+ZW50ICM4IGZyb20gd2hpdGVxdWFya0B3aGl0ZXF1YXJrLm9yZyAtLS0KPiBicmlsbGlhbnQuICBh
+dCBhIHN1aXRhYmxlIHRpbWUgaW4gdGhlIGZ1dHVyZSB3ZSdkIG5lZWQgYSAocXVpY2spIGluZGlj
+YXRvciBvbiBob3cgdG8gZXhwcmVzcyAkc3IgaW4gbm1pZ2VuCgphc3NlcnQgd2lkdGggPT0gbGVu
+KHNldCkgYW5kIHdpZHRoID09IGxlbihjbHIpIGFuZCB3aWR0aCA9PSBsZW4ocSkKbS5zdWJtb2R1
+bGVzICs9IEluc3RhbmNlKCIkc3IiLAogICAgcF9XSURUSD13aWR0aCwKICAgIHBfU0VUX1BPTEFS
+SVRZPTEsCiAgICBwX0NMUl9QT0xBUklUWT0xLAogICAgaV9TRVQ9c2V0LAogICAgaV9DTFI9Y2xy
+LAogICAgb19RPXEpCgotLSAKWW91IGFyZSByZWNlaXZpbmcgdGhpcyBtYWlsIGJlY2F1c2U6Cllv
+dSBhcmUgb24gdGhlIENDIGxpc3QgZm9yIHRoZSBidWcuCl9fX19fX19fX19fX19fX19fX19fX19f
+X19fX19fX19fX19fX19fX19fX19fX19fCmxpYnJlLXJpc2N2LWRldiBtYWlsaW5nIGxpc3QKbGli
+cmUtcmlzY3YtZGV2QGxpc3RzLmxpYnJlLXJpc2N2Lm9yZwpodHRwOi8vbGlzdHMubGlicmUtcmlz
+Y3Yub3JnL21haWxtYW4vbGlzdGluZm8vbGlicmUtcmlzY3YtZGV2Cg==
+