(no commit message)

diff --git a/openpower/sv.mdwn b/openpower/sv.mdwn
index 7f8f253736af55b7598c94a442fb79b5fecec01c..a92855ecbb9a4d45d2a1c3298de4c5c1bcf3ecb5 100644 (file)
--- a/openpower/sv.mdwn
+++ b/openpower/sv.mdwn
@@ -16,6 +16,9 @@ Advantages of these design principles:
 * It is therefore easy to create a first (and sometimes only) implementation as literally a for-loop in hardware, simulators, and compilers.
 * More complex HDL can be done by repeating existing scalar ALUs and pipelines as blocks.
 * As (mostly) a high-level "context" that does not (significantly) deviate from scalar OpenPOWER ISA and, in its purest form being "a for loop around scalar instructions", it is minimally-disruptive and consequently stands a reasonable chance of broad community adoption and acceptance
+* Completely wipes not just SIMD opcode proliferation off the
+  map but off of Vectorisation as well.  No more separate Vector
+  instructions.
 
 Pages being developed and examples