unnecessary whitespace test
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 26 Jul 2021 09:36:16 +0000 (10:36 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 26 Jul 2021 09:36:16 +0000 (10:36 +0100)
resources.mdwn

index 155c2f2718ff3ec22b4920cfd8d2654f8c4bddb7..5f854ceb04f8ae663414f05f8f3840c42e376e55 100644 (file)
@@ -365,6 +365,7 @@ Some learning resources I found in the community:
 * Circuitverse 16-bit <https://circuitverse.org/users/17603/projects/54486>
 * Nice example model of a Tomasulo-based architecture, with multi-issue, in-order issue, out-of-order execution, in-order commit, with reservation stations and reorder buffers, and hazard avoidance.
 <https://www.brown.edu/Departments/Engineering/Courses/En164/Tomasulo_10.pdf> 
+
 # Real/Physical Projects
 
 * [Samuel's KC5 code](http://chiselapp.com/user/kc5tja/repository/kestrel-3/dir?ci=6c559135a301f321&name=cores/cpu)