projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 8fc5e48)
whoops, now using SPRfull
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 23 Apr 2021 15:19:31 +0000 (16:19 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 23 Apr 2021 15:19:31 +0000 (16:19 +0100)
src/openpower/simulator/test_mul_sim.py patch | blob | history

diff --git a/src/openpower/simulator/test_mul_sim.py b/src/openpower/simulator/test_mul_sim.py
index d5fbc05c7700baa26b244caa59a9c7535832be83..52dc23f288060f1de9217635185730f5a7f24400 100644 (file)
--- a/src/openpower/simulator/test_mul_sim.py
+++ b/src/openpower/simulator/test_mul_sim.py
@@ -6,7 +6,7 @@ from openpower.decoder.power_decoder import (create_pdecode)
 from openpower.decoder.power_enums import (Function, MicrOp,
                                      In1Sel, In2Sel, In3Sel,
                                      OutSel, RC, LdstLen, CryIn,
-                                     single_bit_flags, Form, SPR,
+                                     single_bit_flags, Form, SPRfull,
                                      get_signal_name, get_csv)
 from openpower.decoder.power_decoder2 import (PowerDecode2)
 from openpower.simulator.program import Program