(no commit message)

diff --git a/3d_gpu/architecture/regfile.mdwn b/3d_gpu/architecture/regfile.mdwn
new file mode 100644 (file)
index 0000000..cd735fc
--- /dev/null
+++ b/3d_gpu/architecture/regfile.mdwn
@@ -0,0 +1,14 @@
+# Register Files
+
+A minimum of 3 register files are required for POWER:
+
+* Floating-point
+* Integer
+* Control and Condition Code Registers (CR0-7, CTR, LR)
+* SPRs (Special Purpose Registers)
+
+The FP and Integer registers need to be a massive 128 x 64-bit.
+
+# Connectivity between regfiles and Function Units
+
+[[!img regfile_hilo_32_odd_even.reg]]