projects
/
c4m-jtag.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
underscore names on submodules possibly interfering with verilator
[c4m-jtag.git]
/
c4m
/
nmigen
/
jtag
/
tap.py
2021-04-16
Luke Kenneth Casso...
underscore names on submodules possibly interfering...
blob
|
commitdiff
|
raw
2021-04-08
Luke Kenneth Casso...
if no wb stall assume single-cycle mode
blob
|
commitdiff
|
raw
|
diff to current
2020-10-25
Luke Kenneth Casso...
resolve issue in coriolis2 with passing nmigen expressi...
24jan2021ls180
blob
|
commitdiff
|
raw
|
diff to current
2020-10-22
Luke Kenneth Casso...
correctly test length of IOs
blob
|
commitdiff
|
raw
|
diff to current
2020-10-22
Luke Kenneth Casso...
do not need to do IOconn
blob
|
commitdiff
|
raw
|
diff to current
2020-10-09
Luke Kenneth Casso...
code-cleanup / comments on JTAG IO
blob
|
commitdiff
|
raw
|
diff to current
2020-10-09
Luke Kenneth Casso...
add DMI interface to JTAG TAP
blob
|
commitdiff
|
raw
|
diff to current
2020-10-09
Luke Kenneth Casso...
fix wishbone optional stall
blob
|
commitdiff
|
raw
|
diff to current
2020-10-09
Luke Kenneth Casso...
add default features over-ride option to wishbone
blob
|
commitdiff
|
raw
|
diff to current
2020-10-09
Luke Kenneth Casso...
whitespace, comments
blob
|
commitdiff
|
raw
|
diff to current
2020-10-09
Luke Kenneth Casso...
whitespace cleanup
blob
|
commitdiff
|
raw
|
diff to current
2020-10-09
Luke Kenneth Casso...
whitespace cleanup
blob
|
commitdiff
|
raw
|
diff to current
2020-10-09
Luke Kenneth Casso...
nmigen explicit imports
blob
|
commitdiff
|
raw
|
diff to current
2020-01-06
Staf Verhaegen
Made nmigen code independent of VHDL code.
blob
|
commitdiff
|
raw
|
diff to current
2020-01-06
Staf Verhaegen
Force passing by name for TAP.add_shiftreg().
blob
|
commitdiff
|
raw
|
diff to current
2019-12-16
Staf Verhaegen
Specify names for TAP signals.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-14
Staf Verhaegen
Made STATE and NEXT_STATE internal to c4m_jtag_tap_fsm.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-14
Staf Verhaegen
Add top controller instance from nmigen code.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-06
Staf Verhaegen
Simplify signal generation for TAP wishbone interfaces.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-06
Staf Verhaegen
Use Elif for third m.next assignment.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-06
Staf Verhaegen
Use Wishbone code from nmigen-soc.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-06
Staf Verhaegen
Support JTAG bus with a reset signal.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-06
Staf Verhaegen
Rework ShiftReg and Wishbone elaboration.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-06
Staf Verhaegen
Use the JTAG Interface class as bus.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-06
Staf Verhaegen
Get Wishbone from c4m lib.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-06
Staf Verhaegen
Rename JTAG to TAP.
blob
|
commitdiff
|
raw
|
diff to current
2019-12-06
Staf Verhaegen
Renamed jtag.py -> tap.py.
blob
|
commitdiff
|
raw
|
diff to current