reorg of PLL, routed out into peripheral interconnect
[soclayout.git] / experiments9 / non_generated / full_core_4_4ksram_libresoc_recon.v
2021-06-09 Luke Kenneth Casso... reorg of PLL, routed out into peripheral interconnect
2021-06-04 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922...
2021-06-03 Staf VerhaegenReroute clk so PLL output clock is used as sys_clk.
2021-06-03 Staf VerhaegenDuplicate file before patching for clock rerouting.