Make sure that code is 4-byte aligned before disabling rvc (#100)
[riscv-tests.git] / isa / rv32mi / ma_fetch.S
2015-03-25 Yunsup Leesplit out S-mode tests and M-mode tests