Make sure that code is 4-byte aligned before disabling rvc (#100)
[riscv-tests.git] / isa / rv32uf / fcvt.S
2016-09-07 Andrew WatermanAdd rv32uf tests