projects
/
sifive-blocks.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
mig: fix MemoryDevice to use 'reg' properly
[sifive-blocks.git]
/
src
/
main
/
scala
/
devices
/
xilinxvc707mig
/
XilinxVC707MIG.scala
2017-06-29
Wesley W. Terpstra
mig: fix MemoryDevice to use 'reg' properly
blob
|
commitdiff
|
raw
2017-06-29
Wesley W. Terpstra
diplomacy: add reg-names to devices (#22)
blob
|
commitdiff
|
raw
|
diff to current
2017-05-13
Wesley W. Terpstra
Merge pull request #14 from sifive/async-pcie
blob
|
commitdiff
|
raw
2017-05-13
Wesley W. Terpstra
vc707mig: use an external ibuf
blob
|
commitdiff
|
raw
2017-05-11
Wesley W. Terpstra
xilinx mig: put a buffer infront of the controller...
blob
|
commitdiff
|
raw
|
diff to current
2017-05-03
Henry Cook
Merge pull request #10 from sifive/axi-mmio
blob
|
commitdiff
|
raw
|
diff to current
2017-04-26
Wesley W. Terpstra
axi4: switch to new pipelined converters
axi-mmio
blob
|
commitdiff
|
raw
|
diff to current
2017-04-25
Henry Styles
Merge pull request #9 from sifive/vc707_mig_analog_inout
blob
|
commitdiff
|
raw
|
diff to current
2017-04-25
Henry Styles
Use _chisel3 analog for MIG inout
vc707_mig_analog_inout
blob
|
commitdiff
|
raw
|
diff to current
2017-03-10
Megan Wachs
Merge remote-tracking branch 'origin/master' into debug...
blob
|
commitdiff
|
raw
|
diff to current
2017-03-03
Wesley W. Terpstra
Merge pull request #4 from sifive/periphery-keys
blob
|
commitdiff
|
raw
|
diff to current
2017-03-03
Wesley W. Terpstra
devices: include DTS meta-data
blob
|
commitdiff
|
raw
|
diff to current
2017-01-20
Wesley W. Terpstra
mig: track change to Blind port API in rocket
blob
|
commitdiff
|
raw
|
diff to current
2016-11-29
SiFive
Initial commit.
blob
|
commitdiff
|
raw
|
diff to current