sort out build of chip/corona using experiments10_verilog