soc.git
2021-05-12 Luke Kenneth... add debug info, update comments, disable dcache in...
2021-05-12 Luke Kenneth... start doing virtual memory queries via PortInterface...
2021-05-12 Luke Kenneth... whoops missing default zero (no idea how)
2021-05-12 Luke Kenneth... addcomments for MMU PortInterface test (how it, um...
2021-05-12 Luke Kenneth... bit of a hack to get test_mmu_dcache_pi.py operational.
2021-05-12 Luke Kenneth... whitespace
2021-05-12 Luke Kenneth... no need for sel0
2021-05-11 Luke Kenneth... pass through MSR.PR through PortInterface, into LoadStore1
2021-05-11 Luke Kenneth... connect MSR.PR to PortInterface in LDSTCompUnit
2021-05-11 Luke Kenneth... add msr_pr bit in PortInterface
2021-05-11 Luke Kenneth... add MSR to LD/ST Input Record
2021-05-11 Luke Kenneth... comment tidyup
2021-05-11 Luke Kenneth... must also pass through instruction fault exception...
2021-05-11 Luke Kenneth... whoops names changed in MMU FSM
2021-05-11 Luke Kenneth... tidyup comments and remove LoadStore COMPLETE state
2021-05-11 Luke Kenneth... cleanup on exception setting
2021-05-11 Luke Kenneth... rename LoadStore1 data structures back to microwatt...
2021-05-10 Luke Kenneth... add block for MMU activation to LoadStore1
2021-05-10 Luke Kenneth... move LoadStore1 d_validblip setting, and get MMU_LOOKUP...
2021-05-10 Luke Kenneth... whoops, indentation issue on m.If/m.Else in dcache.py
2021-05-10 Tobias Platenstyle-wise: use ~self.instr_fault not self.instr_fault==0
2021-05-10 Tobias PlatenLoadStore1: add rules for MMU_LOOKUP
2021-05-10 Luke Kenneth... add links to set associative image, and bugreport
2021-05-09 Luke Kenneth... add comments on translation of MMU_LOOKUP
2021-05-09 Luke Kenneth... install MMU_LOOKUP vhdl to be translated to nmigen
2021-05-09 Luke Kenneth... move (unused) ACK_WAIT code into FSM
2021-05-09 Luke Kenneth... add comments in LoadStore1
2021-05-09 Luke Kenneth... remove invalid setting of d_in.valid from self.mmureq
2021-05-09 Luke Kenneth... no SECOND_REQ
2021-05-09 Luke Kenneth... remove SECOND_REQ
2021-05-09 Tobias Platensrc/soc/fu/ldst/loadstore.py drive output d_in.valid
2021-05-09 Tobias Platenmove skeleton to elaborate
2021-05-09 Tobias Platensrc/soc/fu/ldst/loadstore.py: add skeleton for fsm
2021-05-09 Luke Kenneth... add comment about LD/ST exception needs copying into...
2021-05-09 Luke Kenneth... run LD/ST Exception test case for MMU
2021-05-09 Luke Kenneth... add MMU bugtracker link
2021-05-09 Luke Kenneth... git submodule update
2021-05-09 Luke Kenneth... update code-comments
2021-05-09 Luke Kenneth... add in alignment exception capture/reporting in LoadStore1
2021-05-09 Luke Kenneth... preference is to create a temp variable for comb and...
2021-05-09 Luke Kenneth... add misalign flag to PortInterfaceBase
2021-05-08 Luke Kenneth... LoadStore1 tidyup
2021-05-08 Luke Kenneth... transferring more over to LoadStore FSM
2021-05-08 Luke Kenneth... start putting state info into LoadStore1, slowly puttin...
2021-05-08 Luke Kenneth... add LoadStore State enum
2021-05-08 Luke Kenneth... add bugreport link to mmu
2021-05-07 Tobias Platenfix 'sync' referenced before assignment in src/soc...
2021-05-07 Luke Kenneth... start setting DSISR bits but commented out
2021-05-07 Luke Kenneth... update comments and docstrings
2021-05-07 Luke Kenneth... whoops, import error
2021-05-07 Luke Kenneth... move LoadStore1 class to soc.fu.ldst.loadstore
2021-05-07 Luke Kenneth... whoops was still copying output over in CommonOutputStage
2021-05-07 Luke Kenneth... how we managed to get this far without noticing that...
2021-05-07 Luke Kenneth... move dsisr and dar into LoadStore1
2021-05-07 Luke Kenneth... move zero-dest-pred in Common Output Stage to not copy...
2021-05-07 Luke Kenneth... whoops setup of core.sv_pred_sm/dm not indented and...
2021-05-06 Luke Kenneth... whoops disabled tests agaaaaain
2021-05-06 Luke Kenneth... pass relevant predicate mask bits through to Decoders...
2021-05-06 Luke Kenneth... add in predicate mask bit detection when zeroing is...
2021-05-06 Luke Kenneth... pass SVP64 ReMap field through to core and then on...
2021-05-06 Luke Kenneth... moved exts* SVP64 unit tests to a different location
2021-05-06 Jonathan Neuschäfer.gitlab-ci.yml: Increase the build timeout
2021-05-06 Luke Kenneth... argh someobe falsely stated in the README that LibreSOC...
2021-05-06 Luke Kenneth... if zeroing is set, put zero into input or output as...
2021-05-05 Tobias Platenfix bug in mmu/fsm.py
2021-05-05 Luke Kenneth... simplify README.md so that it gets submitted to pypi
2021-05-05 Luke Kenneth... mark long description type as markdown
2021-05-05 Luke Kenneth... update NEWS.txt
2021-05-05 Luke Kenneth... add libresoc-openpower-isa to setup.py dependencies
2021-05-05 Luke Kenneth... put sv_input_record_layout onto CompOpSubsetBase after all
2021-05-05 Luke Kenneth... whoops wrong signal name, set exc_happened
2021-05-05 Luke Kenneth... add SVP64 RM fields to ALU input record
2021-05-04 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2021-05-04 Tobias Platenimplement MFSPR the same way as fu/spr/main_stage.py
2021-05-04 Luke Kenneth... remove minerva debug unit (not needed)
2021-05-04 Jonathan Neuschäferminerva tests: Don't import soc.minerva.csr
2021-05-04 Jonathan Neuschäfer.gitlab-ci.yml: Silence pywriter harder
2021-05-04 Jonathan Neuschäfer.gitlab-ci.yml: Trim log output
2021-05-04 Jonathan Neuschäfer.gitlab-ci.yml: Fix invocation of pywriter
2021-05-04 Jonathan Neuschäfer.gitlab-ci.yml: Clone and build power-instruction-analyzer
2021-05-04 Jonathan Neuschäfer.gitlab-ci.yml: Clone and build c4m-jtag
2021-05-04 Jonathan Neuschäfer.gitlab-ci.yml: Clone and build openpower-isa
2021-05-04 Jonathan Neuschäfer.gitlab-ci.yml: Install Rust and cargo
2021-05-04 Jonathan Neuschäfer.gitlab-ci.yml: Remove tags from nmigen-soc repo
2021-05-04 Jonathan Neuschäfer.gitlab-ci.yml: Rewrite git://git.libre-riscv.org URLs...
2021-05-04 Luke Kenneth... whoops disabled some test_issuer group tests
2021-05-04 Luke Kenneth... add SVSTATE (SVSRR0) to TRAP pipeline
2021-05-04 Tobias Platenupate dsisr and dar using sync
2021-05-04 Luke Kenneth... adding fast3 SPR to Trap pipeline and unit test
2021-05-04 Luke Kenneth... new fast3 needs to be remapped to fast1 port in "reduce...
2021-05-04 Luke Kenneth... missed that soc.regfile.util has moved to openpower...
2021-05-04 Luke Kenneth... add SVSRR0 to FastRegsEnum
2021-05-04 Luke Kenneth... add TODO comments and cross-reference to bug
2021-05-04 Luke Kenneth... note a way to see if an exception happened, in TestIssuer
2021-05-04 Luke Kenneth... add printout showing exception output from FUs
2021-05-04 Luke Kenneth... remove symlink
2021-05-04 Luke Kenneth... add links in README
2021-05-04 Luke Kenneth... more rename of exception_o to exc_o, add convenience...
2021-05-04 Luke Kenneth... wire in exc_o.happened into write-cancellation of LDSTC...
2021-05-04 Luke Kenneth... comments, and change name of LDSTCompUnit exception_o...
next