add 3rd register to c.swsp
[riscv-tests.git] / benchmarks / towers /
drwxr-xr-x   ..
-rw-r--r-- 4819 towers_main.c