Merge pull request #130 from riscv/trap_entry_align-1
[riscv-tests.git] / debug / targets /
drwxr-xr-x   ..
drwxr-xr-x - RISC-V
drwxr-xr-x - SiFive