urk. wishbone slave devices declared incorrectly (I/O inverted) semi_working_ecp5
[soc.git] / doc /
drwxr-xr-x   ..
drwxr-xr-x - div_pipeline_loop_model