add external core verilog wrapper, ironically around Libre-SOC
[soc.git] / doc /
drwxr-xr-x   ..
drwxr-xr-x - div_pipeline_loop_model