no need to check individual port members, just check the Record (dut.i.ctx.op)
[soc.git] / doc /
drwxr-xr-x   ..
drwxr-xr-x - div_pipeline_loop_model