looked in soc.vhdl in microwatt and the parameters are 64 cache
[soc.git] / doc /
drwxr-xr-x   ..
drwxr-xr-x - div_pipeline_loop_model