up the delay-time on ddr3 reset, put loop around dram init just for fun
[ls2.git] / dram_model /
drwxr-xr-x   ..
-rw-r--r-- 54141 2048Mb_ddr3_parameters.vh
-rw-r--r-- 167791 ddr3.v