CLR SV CSRs now clears by popping, TODO make 1 instr
[riscv-tests.git] / isa / rv32uc /
drwxr-xr-x   ..
-rw-r--r-- 377 Makefrag
-rw-r--r-- 142 rvc.S