Modify test_partsig to handle the new changes to reorder_bits, add new testcases
[ieee754fpu.git] / src / ieee754 / part /
drwxr-xr-x   ..
-rw-r--r-- 7272 partsig.py
drwxr-xr-x - test