use internal latch qlq value instead of creating a separate sync register
[soc.git] / src / regfile /
drwxr-xr-x   ..
-rw-r--r-- 8447 regfile.py