add div and shift (as experiment)
[soc.git] / src / regfile /
drwxr-xr-x   ..
-rw-r--r-- 8447 regfile.py