create signal on test_issuer which gives PLL clk_sel_i a useful name
[soc.git] / src / soc / clock /
drwxr-xr-x   ..
-rw-r--r-- 0 __init__.py
-rw-r--r-- 1411 dummypll.py
-rw-r--r-- 1053 select.py