Check that exactly one ALU write is made, per instruction
[soc.git] / src / soc / experiment / formal /
drwxr-xr-x   ..
-rw-r--r-- 22 .gitignore
-rw-r--r-- 0 __init__.py
-rw-r--r-- 6187 proof_alu_fsm.py
-rw-r--r-- 7198 proof_compalu_multi.py
-rw-r--r-- 2284 proof_datamerger.py