start on conversion of xics.vhdl to nmigen
[soc.git] / src / soc / interrupts /
drwxr-xr-x   ..
-rw-r--r-- 14320 xics.py