projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7e35a2a) | patch
Fix for issue #183: No illegal instruction exception for c.sxxi instructions encoded...
authorShubhodeep Roy Choudhury <deepsrc@gmail.com>
Fri, 16 Mar 2018 08:16:20 +0000 (13:46 +0530)
committerAndrew Waterman <andrew@sifive.com>
Fri, 16 Mar 2018 17:08:39 +0000 (10:08 -0700)
commitbe0555d585b332fd0496affe559c0a5a4e7e5644
treef2bd3e8c00ce18f2f3b823c12fd2fcfa6609be74tree
parent7e35a2a62f7433060e2ab1c98b3afd8b8a69b829commit | diff
Fix for issue #183: No illegal instruction exception for c.sxxi instructions encoded with zero shift amount
riscv/insns/c_slli.h diff | blob | history
riscv/insns/c_srai.h diff | blob | history
riscv/insns/c_srli.h diff | blob | history
Simple-V augmented version of spike