projects
/
riscv-tests.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
| inline |
side by side
Give these sim targets a chance of passing.
[riscv-tests.git]
/
debug
/
targets
/
SiFive
/
Freedom
/
E300Sim.py
diff --git
a/debug/targets/SiFive/Freedom/E300Sim.py
b/debug/targets/SiFive/Freedom/E300Sim.py
index e98c5b947448e24aaedf1f2fe2bcd233d78c96d4..91be2e8901778cb3c6ea65d0b7fd3623d67a8391 100644
(file)
--- a/
debug/targets/SiFive/Freedom/E300Sim.py
+++ b/
debug/targets/SiFive/Freedom/E300Sim.py
@@
-1,4
+1,5
@@
import targets
+import testlib
class E300Sim(targets.Target):
xlen = 32
@@
-9,5
+10,5
@@
class E300Sim(targets.Target):
openocd_config_path = "Freedom.cfg"
link_script_path = "Freedom.lds"
- def
target
(self):
+ def
create
(self):
return testlib.VcsSim(sim_cmd=self.sim_cmd, debug=False)