projects
/
riscv-tests.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
| inline |
side by side
add redirection sv unit test
[riscv-tests.git]
/
isa
/
rv64ui
/
sv_addi.S
diff --git
a/isa/rv64ui/sv_addi.S
b/isa/rv64ui/sv_addi.S
index a78bcdc7c7f837fbb441a41640b58a8e26904511..e86a3f36c6a91f64ba1a38a3121c4d25e77a89fd 100644
(file)
--- a/
isa/rv64ui/sv_addi.S
+++ b/
isa/rv64ui/sv_addi.S
@@
-4,6
+4,8
@@
RVTEST_RV64U # Define TVM used by program.
+# SV test: sets up x3 and x4 with data, sets VL to 2, and carries out
+# an "add 1 to x3". which actually means "add 1 to x3 *AND* add 1 to x4"
# Test code region.
RVTEST_CODE_BEGIN # Start of test code.