projects
/
sifive-blocks.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
i2c, uart: Use Synchronizer primitives for the inputs
[sifive-blocks.git]
/
src
/
main
/
scala
/
devices
/
i2c
/
I2CPins.scala
diff --git
a/src/main/scala/devices/i2c/I2CPins.scala
b/src/main/scala/devices/i2c/I2CPins.scala
index 1a02a59a72728ba6d518187e5dbcdc9c815735de..2e294238d0b5286b1c50a2407aa1a8d5331f0f08 100644
(file)
--- a/
src/main/scala/devices/i2c/I2CPins.scala
+++ b/
src/main/scala/devices/i2c/I2CPins.scala
@@
-3,7
+3,7
@@
package sifive.blocks.devices.i2c
import Chisel._
import chisel3.experimental.{withClockAndReset}
import Chisel._
import chisel3.experimental.{withClockAndReset}
-import freechips.rocketchip.util.ShiftRegInit
+import freechips.rocketchip.util.S
ynchronizerS
hiftRegInit
import sifive.blocks.devices.pinctrl.{Pin, PinCtrl}
class I2CPins[T <: Pin](pingen: () => T) extends Bundle {
import sifive.blocks.devices.pinctrl.{Pin, PinCtrl}
class I2CPins[T <: Pin](pingen: () => T) extends Bundle {
@@
-18,11
+18,11
@@
class I2CPins[T <: Pin](pingen: () => T) extends Bundle {
withClockAndReset(clock, reset) {
scl.outputPin(i2c.scl.out, pue=true.B, ie = true.B)
scl.o.oe := i2c.scl.oe
withClockAndReset(clock, reset) {
scl.outputPin(i2c.scl.out, pue=true.B, ie = true.B)
scl.o.oe := i2c.scl.oe
- i2c.scl.in := ShiftRegInit(scl.i.ival, syncStages, init = Bool(true))
+ i2c.scl.in := S
ynchronizerS
hiftRegInit(scl.i.ival, syncStages, init = Bool(true))
sda.outputPin(i2c.sda.out, pue=true.B, ie = true.B)
sda.o.oe := i2c.sda.oe
sda.outputPin(i2c.sda.out, pue=true.B, ie = true.B)
sda.o.oe := i2c.sda.oe
- i2c.sda.in := ShiftRegInit(sda.i.ival, syncStages, init = Bool(true))
+ i2c.sda.in := S
ynchronizerS
hiftRegInit(sda.i.ival, syncStages, init = Bool(true))
}
}
}
}
}
}