projects
/
sifive-blocks.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
diplomacy: update to new API (#40)
[sifive-blocks.git]
/
src
/
main
/
scala
/
devices
/
mockaon
/
MockAON.scala
diff --git
a/src/main/scala/devices/mockaon/MockAON.scala
b/src/main/scala/devices/mockaon/MockAON.scala
index f5ef203d8c609ce30738f7e6b7c07854970b4dd6..0606822003749b6c2773cd1a25c79bbe29e85ccb 100644
(file)
--- a/
src/main/scala/devices/mockaon/MockAON.scala
+++ b/
src/main/scala/devices/mockaon/MockAON.scala
@@
-2,9
+2,10
@@
package sifive.blocks.devices.mockaon
import Chisel._
package sifive.blocks.devices.mockaon
import Chisel._
-import config._
-import regmapper._
-import uncore.tilelink2._
+import chisel3.experimental.MultiIOModule
+import freechips.rocketchip.config.Parameters
+import freechips.rocketchip.regmapper._
+import freechips.rocketchip.tilelink._
import sifive.blocks.util.GenericTimer
import sifive.blocks.util.GenericTimer
@@
-49,7
+50,7
@@
trait HasMockAONBundleContents extends Bundle {
val resetCauses = new ResetCauses().asInput
}
val resetCauses = new ResetCauses().asInput
}
-trait HasMockAONModuleContents extends Module with HasRegMap {
+trait HasMockAONModuleContents extends M
ultiIOM
odule with HasRegMap {
val io: HasMockAONBundleContents
val params: MockAONParams
val c = params
val io: HasMockAONBundleContents
val params: MockAONParams
val c = params