projects
/
sifive-blocks.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
spi: include mem region (#23)
[sifive-blocks.git]
/
src
/
main
/
scala
/
devices
/
spi
/
TLSPIFlash.scala
diff --git
a/src/main/scala/devices/spi/TLSPIFlash.scala
b/src/main/scala/devices/spi/TLSPIFlash.scala
index fc786f58ff8488ccde6d49217b7425f8b0a6c609..8968c69bec666baa3c78d8ffce12c4242bd31fcf 100644
(file)
--- a/
src/main/scala/devices/spi/TLSPIFlash.scala
+++ b/
src/main/scala/devices/spi/TLSPIFlash.scala
@@
-95,7
+95,7
@@
abstract class TLSPIFlashBase(w: Int, c: SPIFlashParamsBase)(implicit p: Paramet
require(isPow2(c.fSize))
val fnode = TLManagerNode(1, TLManagerParameters(
address = Seq(AddressSet(c.fAddress, c.fSize-1)),
require(isPow2(c.fSize))
val fnode = TLManagerNode(1, TLManagerParameters(
address = Seq(AddressSet(c.fAddress, c.fSize-1)),
- resources =
Seq(Resource(device, "ranges")
),
+ resources =
device.reg("mem"
),
regionType = RegionType.UNCACHED,
executable = true,
supportsGet = TransferSizes(1, 1),
regionType = RegionType.UNCACHED,
executable = true,
supportsGet = TransferSizes(1, 1),