projects
/
sifive-blocks.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
| inline |
side by side
More Peripheral-to-pins cleanups
[sifive-blocks.git]
/
src
/
main
/
scala
/
devices
/
uart
/
UARTPeriphery.scala
diff --git
a/src/main/scala/devices/uart/UARTPeriphery.scala
b/src/main/scala/devices/uart/UARTPeriphery.scala
index 58b1c9e779fe3564228f6f95169138a9ec63b0c2..e01eb9f4b70ad6801c528cab34ebbd834a516b18 100644
(file)
--- a/
src/main/scala/devices/uart/UARTPeriphery.scala
+++ b/
src/main/scala/devices/uart/UARTPeriphery.scala
@@
-30,9
+30,9
@@
trait HasPeripheryUARTBundle {
}
def UARTtoGPIOPins(syncStages: Int = 0): Seq[UARTPinsIO] = uarts.map { u =>
- val pin = Module(new UARTGPIOPort(syncStages))
- pin.io.uart <> u
- pin.io.pins
+ val pin
s
= Module(new UARTGPIOPort(syncStages))
+ pin
s
.io.uart <> u
+ pin
s
.io.pins
}
}