xilinx mig: put a buffer infront of the controller (#13)
[sifive-blocks.git] / vsrc /
2016-11-29 SiFiveInitial commit.