projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d844304) | patch
add PC (CIA) to PowerDecode2 "state" for passing into input records
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 21 Jul 2020 13:24:30 +0000 (14:24 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 21 Jul 2020 13:24:30 +0000 (14:24 +0100)
commit125d71dba41f02cf38b79a702dc25efeb3d2cf79
treee8312d9df150105d0c0ea9d588c5878b27be914ftree
parentd8443042357b41ffaf57f480ff2e1d5b8343c73ccommit | diff
add PC (CIA) to PowerDecode2 "state" for passing into input records
see https://bugs.libre-soc.org/show_bug.cgi?id=435
src/soc/decoder/decode2execute1.py diff | blob | history
src/soc/decoder/power_decoder2.py diff | blob | history
src/soc/simple/issuer.py diff | blob | history