projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b355958) | patch
sigh, microwatts wishbone bus usage is non-wishbone-compliant:
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 3 Jan 2022 23:28:13 +0000 (23:28 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 3 Jan 2022 23:28:13 +0000 (23:28 +0000)
commit25b225af4ae4e6dafa25f854f5cf4c3861d06045
treea184efadead045eed3a16f4dfbe7928b871db5e3tree
parentb35595829fb7e2390a28186008ab9df35131ea8ecommit | diff
sigh, microwatts wishbone bus usage is non-wishbone-compliant:
the full address (including LSBs) is dropped onto the bus
src/soc/simple/issuer.py diff | blob | history