projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 85bb472) | patch
in LoadStore1 capture the address for misaligned dual ld/sts in
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 28 Jan 2022 19:33:13 +0000 (19:33 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 28 Jan 2022 19:33:13 +0000 (19:33 +0000)
commit66ef22de70d55c0112b1ddea92edbf4e72f536cc
tree5cfe67281d5ad8ae17c070b223b3fd07f9f4bf96tree
parent85bb4722393d54c2e30239757a5229441fc89616commit | diff
in LoadStore1 capture the address for misaligned dual ld/sts in
a different way.
something very strange going on with misaligned stores: the address
is advancing far too far under certain circumstances (by 128) which
could just be an MMU / PTE lookup to a different table.
src/soc/fu/ldst/loadstore.py diff | blob | history