projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 63aeeaa) | patch
add SVP64 EXTRA decoding to RB, RC and RT (out) in PowerDecode2
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 30 Jan 2021 00:36:22 +0000 (00:36 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 30 Jan 2021 00:36:22 +0000 (00:36 +0000)
commit982a3a872f8969ab61e9f1c42194e1522be38de9
tree7adaa288c81a30b3577af3bd6f97296802c419f0tree
parent63aeeaa31a60065b03421d3a5497327078d0b0e8commit | diff
add SVP64 EXTRA decoding to RB, RC and RT (out) in PowerDecode2
DecodeOut2 will have to wait because it is more complex
src/soc/decoder/power_decoder2.py diff | blob | history