projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 67f14bc) | patch
Remove extra wait on core_stop_o at end of Execute.
authorCesar Strauss <cestrauss@gmail.com>
Thu, 23 Dec 2021 11:45:25 +0000 (08:45 -0300)
committerCesar Strauss <cestrauss@gmail.com>
Thu, 23 Dec 2021 11:49:09 +0000 (08:49 -0300)
commita1639b39fcd13094c9469ce677f0265fd8d0fea2
tree88b0c660d896001541f656ec76a5232b2883fa6ftree
parent67f14bcb5cd27a55e1ea1b894e0a9ba7686ff48fcommit | diff
Remove extra wait on core_stop_o at end of Execute.

Fixes https://bugs.libre-soc.org/show_bug.cgi?id=726
Now, there is only one wait, before Fetch.
It fixes DMI single-stepping for Power ISA 3.0B instructions, but
single-stepping in the middle of a SVP64 VL loop no longer works,
for now.
src/soc/simple/issuer.py diff | blob | history